

# **Microprocessor Supervisory Circuits**

## **ADM691A/ADM693A/ADM800L/M**

**FUNCTIONAL BLOCK DIAGRAM**

#### **FEATURES**

**Low Power Consumption: Precision Voltage Monitor** 6**2% Tolerance on ADM800L/M Reset Time Delay—200 ms, or Adjustable 1** m**A Standby Current Automatic Battery Backup Power Switching Fast Onboard Gating of Chip Enable Signals Also Available in TSSOP Package (ADM691A)**

### **APPLICATIONS**

**Microprocessor Systems Computers Controllers Intelligent Instruments Automotive Systems Critical** m**P Power Monitoring**

#### **GENERAL DESCRIPTION**

The ADM691A/ADM693A/ADM800L/ADM800M family of supervisory circuits offers complete single chip solutions for power supply monitoring and battery control functions in microprocessor systems. These functions include  $\mu$ P reset, backup-battery switchover, watchdog timer, CMOS RAM write protection, and power-failure warning. The family of products provides an upgrade for the MAX691A/93A/800M family of products.

All parts are available in 16-pin DIP and SO packages. The ADM691A is also available in a space-saving TSSOP package. The following functionality is provided:

- 1. Power-on reset output during power-up, power-down and brownout conditions. The circuitry remains operational with  $V_{CC}$  as low as 1 V.
- 2. Battery backup switching for CMOS RAM, CMOS microprocessor or other low power logic.
- 3. A reset pulse if the optional watchdog timer has not been toggled within a specified time.
- 4. A 1.25 V threshold detector for power fail warning, low battery detection, or to monitor a power supply other than +5 V.



**1VOLTAGE DETECTOR = 4.4V (ADM693A/ADM800M)**



Figure 1. Typical Application

### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 World Wide Web Site: http://www.analog.com**  $©$  Analog Devices, Inc., 1996

# **ADM691A/ADM693A/ADM800L/M–SPECIFICATIONS**

(V<sub>CC</sub> = 4.75 V to 5.5 V (ADM691A, ADM800L) 4.5 V to 5.5 V (ADM693A, ADM800M) V<sub>BATT</sub> = +2.8 V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub> unless otherwise noted)





#### NOTES

<sup>1</sup>Either V<sub>CC</sub> or V<sub>BATT</sub> can be 0 V if the other > +2.0 V.

Specifications subject to change without notice.

### **ABSOLUTE MAXIMUM RATINGS\***



\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods of time may affect device reliability.

#### **ORDERING GUIDE**









### **PIN DESCRIPTIONS**

### **PIN CONFIGURATIONS**



### **ADM691A/ADM693A/ADM800L/M Typical Performance Curves–**



Figure 2.  $I_{CC}$  vs. Temperature: Normal Operation



Figure 3.  $I_{BAT}$  vs. Temperature: Battery Backup Mode



Figure 4. Chip Enable ON-Resistance vs. Temperature



Figure 5.  $V_{CC}$  to  $V_{OUT}$  ON-Resistance vs. Temperature



Figure 6.  $V_{CC}$  to  $V_{OUT}$  Voltage Drop vs. Current



Figure 7.  $V_{BAT}$  to  $V_{OUT}$  Voltage Drop vs. Current



Figure 8. Battery Current vs. Input Supply Voltage



Figure 9. Watchdog and Reset Timeout Period vs. OSC IN Capacitor



Figure 10. Chip Enable Propagation Delay vs. **Temperature** 



Figure 11. Chip Enable Propagation Delay vs. Load Capacitance



Figure 12. Reset Timeout Relay vs. Temperature



Figure 13. *RESET* Output Resistance vs. Temperature

### **10 0% 100 90 1V 400ms**

Figure 14. *RESET* Output Voltage vs. Supply

### **POWER FAIL RESET OUTPUT**

RESET is an active low output that provides a reset signal to the Microprocessor whenever  $V_{CC}$  is at an invalid level. When  $V_{CC}$ falls below the reset threshold, the  $\overline{\text{RESET}}$  output is forced low. The reset voltage threshold is 4.65 V (ADM691A/ ADM800L) or 4.4 V (ADM693A/ADM800M).

On power-up RESET will remain low for 200 milliseconds after  $V_{CC}$  rises above the appropriate reset threshold. This allows time for the power supply and microprocessor to stabilize. On powerdown, the  $\overline{\text{RESET}}$  output remains low with  $V_{CC}$  as low as 1 V. This ensures that the microprocessor is held in a stable shutdown condition. If RESET is required to be low for voltages below 1 V, this may be achieved by connecting a pull-down resistor on the RESET line. The resistor will help maintain RESET low down to  $V_{CC} = 0$  V. Note that this is only necessary if  $V_{BATT}$  is below 2 V. With battery voltages  $\geq$  2 V RESET will function correctly with  $V_{CC}$  from 0 V to +5.5 V.

This reset active time is adjustable by using an external oscillator or by connecting an external capacitor to the OSC IN pin. Refer to Table II.

The guaranteed minimum and maximum thresholds of the ADM691A/ADM800L are 4.5 V and 4.75 V, while the guaranteed thresholds of the ADM693A/ADM800M are 4.25 V and 4.5 V. The ADM691A/ADM800L is therefore compatible with 5 V supplies with a +10%, –5% tolerance while the ADM693A/ ADM800M is compatible with 5 V  $\pm$  10% supplies.

In addition to RESET an active high RESET output is provided. This is the complement of RESET and is useful for processors requiring an active high RESET signal.

### **Watchdog Timer Reset**

The watchdog timer circuit monitors the activity of the microprocessor in order to check that it is not stalled in an indefinite loop. An output line on the processor is used to toggle the Watchdog Input (WDI) line. If this line is not toggled within the selected timeout period, a reset pulse is generated. The watchdog timeout period may be configured for either a fixed "short" 100 ms or a "long" 1.6 second timeout period or for an adjustable timeout period. Note that even if the short timeout period is selected, the first time out immediately following a reset is 1.6 sec. This is to allow additional time for the microprocessor to regain control following a reset.

The watchdog timer is restarted at the end of reset, whether the reset was caused by lack of activity on WDI or by  $V_{CC}$  falling below the reset threshold.

### The normal (short) timeout period becomes effective following the first transition of WDI after reset has gone inactive. The watchdog timeout period restarts with each transition on the WDI pin. To ensure that the watchdog timer does not time out, either a high-to-low or low-to high transition on the WDI pin must occur at or less than the minimum timeout period. If WDI remains permanently either high or low, reset pulses will be issued after each timeout period (1.6 seconds). The watchdog monitor can be deactivated by floating the Watchdog Input (WDI). If floating, an internal resistor network biases WDI to around 1.6 V.





### **Watchdog Output (WDO)**

The Watchdog Output  $\overline{WDO}$  provides a status output that goes low if the watchdog timer "times out" and remains low until set high by the next transition on the watchdog input.  $\overline{WDO}$  is also set high when  $V_{CC}$  goes below the reset threshold. If WDI remains high or low indefinitely, **RESET** and **RESET** will generate 200 ms pulses every 1.6 sec.

### **ADM691A/ADM693A/ADM800L/M**

Figure 15. *RESET* Response Time

**1V 10µs**

**10 0%**

**100 90**

#### **Changing the Watchdog and Reset Timeout**

The watchdog and reset timeout periods may be controlled using OSC SEL and OSC IN. Please refer to Table II. With both these inputs floating (or connected to  $V_{\text{OUT}}$ ) as in Figure 16, the reset timeout is fixed at 200 ms and the watchdog timeout is fixed at 1.6 sec.. If OSC IN is connected to GND as in Figure 16, the reset timeout period remains at 200 ms but a short (100 ms) watchdog timeout period is selected (except immediately following a reset where it reverts to 1.6 sec). By connecting OSC SEL to GND it is possible to select alternative timeout periods by either connecting a capacitor from OSC IN to GND or by overdriving OSC IN with an external clock. With an external capacitor, the watchdog timeout period is

*Twd* (*ms*) = 600 (*C*/47 *pF*)

and the reset active period is

$$
Treset (ms) = 1200 (C/47 pF)
$$

With an external clock connected to OSC IN, the timeout periods become

$$
Twd = 1024 (1/f_{CLK})
$$
  
Treset = 2048 (1/f\_{CLK})

#### **Battery-Switchover Section**

During normal operation with  $V_{CC}$  higher than the reset threshold and higher than  $\rm V_{BATT},$   $\rm V_{CC}$  is internally switched to  $\rm V_{OUT}$ via an internal PMOS transistor switch. This switch has a typical on-resistance of 0.75  $\Omega$  and can supply up to 250 mA at the  $V<sub>OUT</sub>$  terminal.  $V<sub>OUT</sub>$  is normally used to drive a RAM memory bank which may require instantaneous currents of greater than 250 mA. If this is the case then a bypass capacitor should be connected to  $V_{\text{OUT}}$ . The capacitor will provide the peak current transients to the RAM. A capacitance value of 0.1 µF or greater may be used.

If the continuous output current requirement at  $V_{OUT}$  exceeds 250 mA or if a lower  $V_{CC}-V_{OUT}$  voltage differential is desired, an external PNP pass transistor may be connected in parallel with the internal transistor. The BATT ON output can drive the base of the external transistor.

If  $V_{\text{CC}}$  drops below  $V_{\text{BAT}}$  and below the reset threshold, battery backup is selected. A 7  $\Omega$  MOSFET switch connects the V<sub>BATT</sub> input to  $V_{\text{OUT}}$ . This MOSFET has very low input-to-output differential (dropout voltage) at the low current levels required for battery backup of CMOS RAM or other low power CMOS circuitry. The supply current in battery backup is typically 0.04 µA.

High value capacitors, either standard electrolytic or the faradsize double layer capacitors, can also be used for short-term memory backup.

If the battery-switchover section is not used,  $V_{BATT}$  should be connected to GND and  $V_{\text{OUT}}$  should be connected to  $V_{\text{CC}}$ .

When  $V_{CC}$  is below the reset threshold, the watchdog function is disabled and WDI goes high impedance as it is disconnected from its internal resistor network.

The internal oscillator is enabled when OSC SEL is high or floating. In this mode, OSC IN selects between the 1.6 second and 100 ms watchdog timeout periods.



Figure 17. RESET and Chip Enable Timing



Figure 18a. External Clock Source



Figure 18b. Internal Oscillator (1.6 s Watchdog)



Figure 18c. External Capacitor







Figure 18d. Internal Oscillator (100 ms Watchdog)



 $t_3$  = WATCHDOG TIMEOUT PERIOD IMMEDIATELY FOLLOWING A RESET.

#### Figure 19. Watchdog Timing

#### **CE Gating and RAM Write Protection**

All products include memory protection circuitry which ensures the integrity of data in memory by preventing write operations when  $V_{CC}$  is at an invalid level. There are two additional pins,  $CE_{IN}$  and  $CE_{OUT}$ , that control the Chip Enable or Write inputs of CMOS RAM. When  $V_{CC}$  is present,  $\overline{\text{CE}}_{OUT}$  is a buffered replica of  $\overline{\text{CE}}_{\text{IN}}$ , with a 5 ns propagation delay. When  $\text{V}_{\text{CC}}$  falls below the reset voltage threshold, an internal gate forces  $\overline{\text{CE}}_{\text{OUT}}$ high, independent of  $CE_{IN}$ .

 $\overline{\text{CE}}_{\text{OUT}}$  typically drives the CE, CS, or Write input of battery backed up CMOS RAM. This ensures the integrity of the data in memory by preventing write operations when  $V_{CC}$  is at an invalid level. Similar protection of EEPROMs can be achieved by using the  $\overline{\text{CE}}_{\text{OUT}}$  to drive the Store or Write inputs of an EEPROM, EAROM, or NOVRAM.

#### **Power Fail Warning Comparator**

An additional comparator is provided for early warning of failure in the microprocessor's power supply. The Power Fail Input (PFI) is compared to an internal +1.25 V reference. The Power Fail Output  $(\overline{\text{PFO}})$  goes low when the voltage at PFI is less than 1.3 V. Typically PFI is driven by an external voltage divider that senses either the unregulated dc input to the system's 5 V regulator or the regulated 5 V output. The voltage divider ratio can be chosen such that the voltage at PFI falls below 1.25 V several milliseconds before the +5 V power supply falls below the reset threshold. PFO is normally used to interrupt the microprocessor so that data can be stored in RAM and the shut- down procedure executed before power is lost.



Figure 20. Power Fail Comparator





### **APPLICATIONS INFORMATION INCREASING THE DRIVE CURRENT**

If the continuous output current requirements at  $V_{OUT}$  exceeds 250 mA or if a lower  $V_{CC}$ - $V_{OUT}$  voltage differential is desired, an external PNP pass transistor may be connected in parallel with the internal transistor. The BATT ON output can drive the base of the external transistor via a current limiting transistor.



Figure 21. Increasing the Drive Current

### **Using a Rechargeable Battery for Backup**

If a capacitor or a rechargeable battery is used for backup, then the charging resistor should be connected to  $V_{OUT}$  since this eliminates the discharge path that would exist during power down if the resistor were connected to  $V_{CC}$ 



### Figure 22. Rechargeable Battery

### **Adding Hysteresis to the Power Fail Comparator**

For increased noise immunity, hysteresis may be added to the power fail comparator. Since the comparator circuit is noninverting, hysteresis can be added simply by connecting a resistor between the  $\overline{PFO}$  output and the PFI input as shown in Figure 23. When PFO is low, resistor R3 sinks current from the summing junction at the PFI pin. When PFO is high, R3 sources current into the PFI summing junction. This results in differing trip levels for the comparator. Resistors R1 and R2 therefore set the trip point while R3 adds hysteresis. R3 should be larger than 10 k $\Omega$  so that it does not cause excessive loading on the PFO output. Additional noise rejection and filtering may be achieved by adding a capacitor from PFI to GND.



Figure 23. Adding Hysteresis to the Power Fail Comparator

### **Typical Operating Circuit**

A typical operating circuit is shown in Figure 24. The circuit features power supply monitoring, battery backup switching and watchdog timing.

CMOS RAM is powered from  $V_{OUT}$ . When 5 V power is present, this is routed to  $V_{\text{OUT}}$ . If  $V_{\text{CC}}$  fails, then  $V_{\text{BAT}}$  is routed to  $V_{\text{OUT}}$ .  $V_{\text{OUT}}$  can supply up to 250 mA from  $V_{\text{CC}}$ , but if more current is required, an external PNP transistor can be added. When  $V_{CC}$  is higher than  $V_{BATT}$  and the reset threshold, BATT ON goes low, providing base drive for the external transistor. When  $V_{CC}$  is lower than  $V_{BATT}$  and the reset threshold, an internal 7  $\Omega$ . MOSFET connects the backup battery to  $V_{\text{OUT}}$ .

### **Reset Output**

The internal voltage detector monitors  $V_{CC}$  and generates a RESET output to hold the microprocessor's RESET line low when  $V_{CC}$  is below the reset threshold. An internal timer holds RESET low for 200 ms after  $V_{CC}$  rises above the threshold. This prevents repeated toggling of  $\overline{\text{RESET}}$  even if the 5 V power drops out and recovers with each power line cycle.

### **Early Power Fail Detector**

The input power line is monitored via a resistive potential divider connected to the Power Fail Input (PFI). When the voltage at PFI falls below 1.25 V, the Power Fail Output  $(\overline{PFO})$ drives the processor's NMI input low. If a Power Fail threshold of 7 V is set with resistors R1 and R2, the microprocessor will have the time when  $V_{CC}$  drops below 7 V to save data into RAM. Power supply capacitance will extend the time available. This will allow more time for microprocessor housekeeping tasks to be completed before power is lost.

### **RAM Write Protection**

The  $CE_{OUT}$  line drives the Chip Select inputs of the CMOS RAM.  $\rm CE_{OUT}$  follows  $\rm CE_{IN}$  as long as  $\rm V_{CC}$  is above the reset threshold. If  $V_{CC}$  falls below the reset threshold,  $\overline{\text{CE}}_{OUT}$  goes high, independent of the logic level at  $\overline{\text{CE}}_{\text{IN}}$ . This prevents the microprocessor from writing erroneous data into RAM during power-up, power-down, brownouts and momentary power interruptions. The  $\overline{\text{LOW LINE}}$  output goes low when  $\text{V}_{\text{CC}}$  falls below the reset threshold.

### **Watchdog Timer**

The microprocessor drives the WATCHDOG INPUT (WDI) with an I/O line. When OSC IN and OSC SEL are unconnected, the microprocessor must toggle the WDI pin once every 1.6 seconds to verify proper software execution. If a hardware or software failure occurs such that WDI not toggled a 200 ms RESET pulse will be generated after 1.6 seconds. This typically restarts the microprocessor's power-up routine. A new RESET pulse is issued every 1.6 seconds until WDI is again strobed.

The WATCHDOG OUTPUT (WDO) goes low if the watchdog timer is not serviced within its timeout period. Once WDO goes low it remains low until a transition occurs at WDI. The watchdog timer feature can be disabled by leaving WDI unconnected. OSC IN and OSC SEL also allow other watchdog timing options.

RESET also goes low if the Watchdog Timer is enabled and WDI remains either high or low for longer than the watchdog timeout period.

The RESET output has an internal 1.6 mA pullup, and can either connect to an open collector RESET bus or directly drive a CMOS gate without an external pullup resistor.



Figure 24. Typical Application Circuit

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

